

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSENDER FOR PATENTS PO Box 1430 Alexandria, Virginia 22313-1450 www.upote.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/619,144	07/15/2003	Aphrodite Chen	COR 128	6077
RABIN & BE	7590 04/20/200 RDO P.C	EXAMINER		
1101 14th Stre	et, N.W.	JAIN, RAJ K		
Washington, [OC 20005		ART UNIT	PAPER NUMBER
			2416	
			MAIL DATE	DELIVERY MODE

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)	
10/619,144	CHEN, APHRODITE	
Examiner	Art Unit	
RAJ JAIN	2416	

	RAJ JAIN	2416				
The MAILING DATE of this communication appe	ars on the cover sheet with the o	orrespondence add	ress			
THE REPLY FILED 31 March 2009 FAILS TO PLACE THIS AP	PLICATION IN CONDITION FOR	ALLOWANCE.				
application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of Appe	The reply was filed after a final rejection, but prior to or on the same day as filing a Notice of Appeal. To avoid abandonment of this application, applicant must fimely file one of the following replies: (1) an amendment, affidavit, or other evidence, which places the application in condition for allowance; (2) a Notice of Appeal (with appeal fee) in compliance with 37 CFR 4.131; or (3) a Request for Continued Examination (RCE) in compliance with 37 CFR 1.114. The reply must be filed within one of the following time					
The period for reply expires 3 months from the mailing date The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire la	dvisory Action, or (2) the date set forth					
Examiner Note: If box 1 is checked, check either box (a) or (MONTHS OF THE FINAL REJECTION. See MPEP 706.07(b). ONLY CHECK BOX (b) WHEN THE					
Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filled is the date for purposes of determining the period value of 27 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office later may reduce any earmed patient term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	ension and the corresponding amount of hortened statutory period for reply origing than three months after the mailing date	of the fee. The appropria nally set in the final Office	ate extension fee e action; or (2) as			
The Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed with the filed with th	sion thereof (37 CFR 41.37(e)), to	avoid dismissal of the				
<u>AMENDMENTS</u>						
The proposed amendment(s) filed after a final rejection, b a) They raise new issues that would require further cor (b) They raise the issue of new matter (see NOTE below (c) They are not deemed to place the application in better The not deemed to place the application in better The not deemed to place the application in better The not deemed to place the application in better The not deemed to place the application in better The not deemed to place the application in better The not deemed to place the application in better The not deemed to place the application in better The not deemed to place the application in better The not deemed to place the application in better The not deemed to place the application in better The not deemed	nsideration and/or search (see NOT w);	E below);				
appeal; and/or						
(d) ☐ They present additional claims without canceling a c NOTE: (See 37 CFR 1.116 and 41.33(a)).	corresponding number of finally reje	ected claims.				
4. The amendments are not in compliance with 37 CFR 1.12	21. See attached Notice of Non-Cor	mpliant Amendment (I	PTOL-324).			
5. Applicant's reply has overcome the following rejection(s):						
Newly proposed or amended claim(s) would be all non-allowable claim(s).	owable if submitted in a separate, t	imely filed amendmer	nt canceling the			
7. For purposes of appeal, the proposed amendment(s): a) [how the new or amended claims would be rejected is prov The status of the claim(s) is (or will be) as follows:		be entered and an e	xplanation of			
Claim(s) allowed:						
Claim(s) objected to: Claim(s) rejected:						
Claim(s) rejected: Claim(s) withdrawn from consideration:						
AFFIDAVIT OR OTHER EVIDENCE						
 The affidavit or other evidence filed after a final action, but because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e). 						
 The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary 	vercome <u>all</u> rejections under appear and was not earlier presented. Se	and/or appellant faile e 37 CFR 41.33(d)(1	s to provide a).			
10. The affidavit or other evidence is entered. An explanation REQUEST FOR RECONSIDERATION/OTHER	n of the status of the claims after er	ntry is below or attach	ed.			
The request for reconsideration has been considered but See below.	does NOT place the application in	condition for allowan	ce because:			
12. Note the attached Information <i>Disclosure Statement</i> (s). (13. Other:	PTO/SB/08) Paper No(s)					
	/RAJ JAIN/ Examiner, Art Unit 2416					

Applicant contends "The address resolution unit 10 (Fig. 1) of Alexander is used to perform an address look-up process, and never performs the learning function or page 8 of the remarks, however on page 9 bit eapplicant sheer in part "the learning function of Alexander also differs from the packet source address learning process..." Examiner fails to understand Applicant's contention, Applicant is contradicting itself per the remarks on page 4.

Nonetheless, Examiner disagrees, Alexander discloses a multiple port single chip Ethernet switch (Fig. 1, with multiple incoming/outgoing ports) comprising at least the following component parts: a physical layer entity (PHY) including a plurality of ports (Fig. 1, with multiple incoming/outgoing ports), an address table 12 for being written to and read out information to operate the plurality of ports (col 4 lines 21-26); and an address resolution control logic 10 (col 4 lines 39-44, an address learning is invoked via the address resolution unit 10 to incorporate new addresses not in the table 12). The address table creation (learning function) (emphasis added) firmware routing 16 is invoked when an address is not in the address look-up table 12. The packet forwarding firmware 14 or the forwarding logic in conjunction with 12 & 16 performs the learning and forwarding routines.

Applicant further contends Tursich fails to disclose a daisy chain test mode and further contends Tursich fails to disclose "a switch for switching the Ethernet switch to a daisy chain test mode".

Examiner respectfully disagrees, Tursich discloses a daisy chain test mode (Fig. 1, so 11 line 85- so) 2 lines 5). Daisy chain test sequence allows for a cost-effective test system that controls the traffic in a daisy-chain of protocol analyzers. The system is implemented with simple control processing that does not add significant cost or complexity to the packet network or to the protocol analyzers. Alexander clearly discloses an Ethernet switch (tile, col 1 lines 14-40; col 3 lines 1-6). Thus it would have been obvious at the the invention was made to incorporate the teachings of Tursich within Alexander so as to allow for a cost-effective test system that controls the traffic in a daisy-chain of protocol analyzers.

With regards to a start and stop test ports on a chip, Fig. 1 of Alexander illustrates a single chip implimentation as well as in Tursich (Fig. 2) having a system 100 with plurality of incoming and outgoing ports, one skilled in the art will appreciate the ports of the components are generally fabricated on an integrated chip, thus inherently the test sequence is performed on a chip. Applicant further contends that "... the test packets are transferred between different devices to control testing rather than between the plurality of ports in a single device to test the single device." First off this contention is moot as claims don't expressely require and/or state that it has to be a single device, second (Fig. 2) in Tursich while shows plurality of devices within a system for illustratative purposes, the system may also comprise of a single device only further comprising all the components on a single chip as well and therefore satisfying Applicant's contention as well.
Thus based on the foregoing reasoning, Examiner asserts that Alexander (USP 6,553,029 B1) in view of Tursich (USP 6,671,828 B1) does disclose all the limitations of claims 1-14 and herefore the rejection is sustained.